Maryland's Defense Patent Database

The defense community in Maryland is an R&D powerhouse.

Use this database to see the innovative patents that are poised for commercialization.

System and method for instruction-level parallelism in a programmable multiple network processor environment

Patent image
NRL

A system and method process data elements with instruction-level parallelism. An instruction buffer holds a first instruction and a second instruction, the first instruction being associated with a first thread, and the second instruction being associated with a second thread. A dependency counter counts satisfaction of dependencies of instructions of the second thread on instructions of the first thread. An instruction control unit is coupled to the instruction buffer and the dependency counter, the instruction control unit increments and decrements the dependency counter according to dependency information included in instructions. An execution switch is coupled to the instruction control unit and the instruction buffer, and the execution switch routes instructions to instruction execution units.

Inventors: 
Apisdorf, Joel Zvi; Sandbote, Sam Brandon
Patent Number: 
Technical domain: 
IT and Software
FIle Date: 
2001-04-13
Grant Date: 
2005-09-27
Grant time: 
1,628 days
Grant time percentile rank: 
29
Claim count percentile rank: 
7
Citations percentile rank: 
1
'Cited by' percentile rank: 
3
Assignee: 
US NAVY